Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

later Xeon Phi chips had this, 16GB of on-package RAM with 4x the bandwidth of the external RAM


IBM has been doing this for a long time. Eg here's one mainframe CPU with 960 MB of L4: https://fuse.wikichip.org/news/3383/ibm-doubles-its-14nm-edr...

(They also have DRAM in other levels of cache hierarchy except L1, with L2 running at 5+ GHz)




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: